




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>7</sup> : <b>H05K 1/16, H01L 21/302</b>	A1	(11) International Publication Number: <b>WO 00/56128</b> (43) International Publication Date: 21 September 2000 (21.09.00)
--	----	--

(21) International Application Number: <b>PCT/US00/01081</b> (22) International Filing Date: 18 January 2000 (18.01.00)  (30) Priority Data: 09/270,992 17 March 1999 (17.03.99) US  (71) Applicant: MOTOROLA INC. [US/US]; 1303 East Algonquin Road, Schaumburg, IL 60196 (US).  (72) Inventors: DUNN, Gregory, J.; 430 S. Evergreen Avenue, Arlington Heights, IL 60005 (US). ZHANG, Min-Xian; 155 Lake Drive South, Algonquin, IL 60102 (US). SAVIC, John; 4328 Roslyn Road, Downers Grove, IL 60515 (US).  (74) Agents: FEKETE, Douglas, D. et al.; Motorola Inc., Intellectual Property Dept., 1303 East Algonquin Road, Schaumburg, IL 60196 (US).	(81) Designated States: JP, SG, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).  Published <i>With international search report.</i>
--	--



## (57) Abstract

Printed circuit boards (6) with integral high and low value resistors (2 and 4) are efficiently produced. The method of their manufacture entails applying a first layer of a low resistance material (8) onto a dielectric substrate (6) in a predetermined thickness and pattern. The pattern defines the electrical lengths and widths of low value resistors (2), as well as pairs of terminal electrode pads (28 and 30) for the high value resistors (4). A second layer of a high resistance material (18) is applied between and in contact with the top surfaces of the facing ends of each member of the terminal pad pairs (28 and 30). The fixed lengths, widths and thicknesses of the patterned high resistance material determine the values of the high value resistors. Conductive metal terminals are provided at the ends of the low value resistors and at the distal ends of the high value resistor pad to complete the resistors.

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

## METHOD OF MANUFACTURING RESISTORS

5        This invention was made with Government support under Agreement No. F33615-96-2-1838 awarded by DARPA. The Government has certain rights in the invention.

## BACKGROUND OF THE INVENTION

10      The present invention generally relates to printed circuit boards and their fabrication. More particularly, the invention relates to printed circuit boards having both low and high value integral resistors and to the method of making these boards.

15      Both low value resistors having electrical resistances of a few hundred ohms or less per square, and high value resistors having resistances over 1 kilohms per square are generally required on printed circuit boards. Optimally, both high and low value resistors could be incorporated during the printing and etching processes conventionally used to make such boards.

20      High and low value resistors have been formed on circuit boards by screen printing polymer thick film inks onto predetermined regions of a circuit board. Generally, these regions are terminated directly onto copper traces. A single thick film resistor ink cannot be used to cover the 10 ohm to 200 kilohm range of resistors in a typical circuit. Using multiple inks requires multiple print and cure steps. Screen printing is also a relatively crude process, and it is difficult to print resistor ink onto thick (18-36 micrometers) copper terminals and obtain the exact resistance desired. In some cases, it is preferable to employ chip resistors with precision resistances even though they are more expensive to use.

25      A further drawback of polymer thick film resistors is that their resistances tend to increase under temperature and humidity stress, probably due to corrosion at the polymer-copper terminal interfaces. This corrosion can be reduced by applying a finish of a more oxidation-resistant metal such as nickel, gold, or silver to the copper. Clearly, this adds process steps and cost.

30      Alternatively, the resistance increase can be reduced by employing a thinner copper layer, but this conflicts with the need for relatively thick copper to

form low resistance conductor traces throughout the rest of the circuit. Polymer thick film resistors also exhibit impedance roll off at high frequencies making them unsuitable for low value resistors used in the RF portions of a circuit board.

5        Low value resistors having the precise resistances required for radio frequency portions of a printed circuit board can be formed by a conventional process of applying a conductor and resistant metal alloy bilaminated, resistant metal alloy layer down, onto a suitable dielectric substrate. The top conductor layer is printed and the conductor etched away except in the defined regions  
10      where resistors are to be located on the board. The resistant metal alloy layer, which was beneath the etched metal regions, is then itself etched away. The conductor which overlays the resistant metal alloy in the defined regions is then printed and etched a second time to define resistor lengths and to form the resistors' terminals. While relatively precise resistor values can be obtained by  
15      this process, it is limited to making resistors with resistances of a few hundred ohms or less.

From the above, it can be seen that neither of the two most widely practiced technologies for making printed circuit boards with integral resistors is entirely satisfactory: metal alloy resistors being limited in resistance range, and  
20      polymer thick film resistors lacking both precision and stability. Accordingly, a need exists for an economical method for making printed circuit boards comprising both high and low value resistors. More particularly, there is a need for concomitantly producing both low and high value resistors, with predictable and stable resistances, on printed circuit boards using existing manufacturing  
25      equipment.

#### SUMMARY OF THE INVENTION

According to the present invention, a process is provided for concurrently forming both high and low value resistors on a printed circuit board.

30        The method of this invention preferably entails applying a first layer of a low resistance material having a sheet resistance less than about 500 ohms per

square onto a dielectric substrate in a predetermined thickness and pattern.

The pattern defines the electrical lengths and widths of the low value resistors as well as pairs of terminal electrode pads for the high value resistors. A second layer of a high resistance material having a sheet resistance of about 1

5 kilohm per square or greater is applied between and in contact with the top surfaces of the facing ends of each member of the terminal pad pairs. The fixed lengths, widths and thicknesses of the patterned high resistance material determine the values of the high value resistors. Conductive metal terminals are provided at the ends of the low value resistors and at the distal ends of the pad pairs to complete the resistors. The resistors and substrate may be coated with 10 a dielectric material. This layer isolates the resistors from the environment and can serve as a base upon which to build additional layers of circuitry.

#### BRIEF DESCRIPTION OF THE DRAWINGS

15 Figure 1 is a top view of a low value resistor and a high value resistor on a dielectric substrate in accordance with the invention.

Figure 2 is a cross-sectional view along A-A of Figure 1.

Figure 3 is a cross-sectional view of low value and a high value resistor embedded in a dielectric layer in accordance with the invention.

20

#### DETAILED DESCRIPTION

Referring to Figure 1, a top view of a low value resistor 2 and a high value resistor 4 on a dielectric substrate 6 are represented. Substrate 6 may be any suitable material such as a printed circuit board, a flexible circuit, a ceramic 25 or silicon substrate, another dielectric layer of a multilayer circuit or other such suitable substrates which are known to those skilled in the art.

With further reference to Figure 2, a first patterned region 8 of a low resistivity material has been applied to substrate 6. Additional patterned regions 10 and 12 have been applied to substrate 6 forming first and second 30 terminal electrode pads 14 and 16, respectively. Preferred low resistivity materials include nickel or nickel alloys such as NiP or NiCu, or any other alloy

of metals such as gold, silver or palladium which have suitable resistances of from about 1 to 500 ohms per square and which can be applied by conventional printed circuit board manufacturing processes. Such processes include electroless plating and immersion coating techniques or patterning an etchable

5 low resistivity layer. A suitable such etchable nickel alloy is the NiP layer of a dielectric-NiP-Cu trilaminate material, Ohmegaply™, sold by Ohmega Technologies. The low resistivity patterned material preferably has a thickness in the range of about 0.02 to 10 micrometers.

High value resistor 4 is formed by applying a patterned region 18 of a  
10 material having a resistance of at least a kilohm per square and preferably in the range of one to 100 kilohms per square. Region 18 extends between electrode pads 10 and 12 over substrate 6 and onto surfaces 20 and 22 of electrode pads 12 and 10, respectively. The resistance of resistor 4 is determined by the length, thickness, and width of region 18 and the distance  
15 separating electrode pads 12 and 10.

A preferred high resistivity material is a polymer thick film formed by  
depositing and curing a polymer thick-film resistive ink. The resistive ink can be  
applied by screen printing, stenciling or any other technique capable of  
depositing a controlled amount of ink on substrate 6 and electrode pads 10 and  
20 12. Suitable ink compositions are polymer thick-film inks containing particulate  
conductive fillers dispersed in a polymeric matrix. A preferred composition  
known in the art contains carbon particles as the filler dispersed in a heat-  
curable phenolic resin. The high resistivity material typically has a thickness  
ranging from approximately ten to approximately twenty micrometers.

25 Referring to Figure 3, resistors 2 and 4 may be embedded applying a  
coating 32 over the assembly with a dielectric material such as an epoxy or  
other suitable resin.

To complete low value resistor 2, first and second conductive terminals  
24 and 26 of copper or other suitable metal are provided to opposite ends of  
30 patterned region 8. To complete high value resistor 4, conductive terminals 28  
and 30 are provided.

Advantages of the subject method and product are many. For example, the bonds between both the metal terminals and the thick film polymer resistors and the underlying electrode pads 14 and 16 are more stable than conventional copper-thick film polymer bonds. In effect, an ideal electrode, thin and composed of a corrosion resistant metal, is provided simultaneously with low value resistor fabrication.

A further advantage is that substantially precise values for high value resistors such as 4 can be achieved using otherwise imprecise screen printing processes. Because the resistor body 18 terminates on the thin electrode pads 14 and 16 rather than overlapping a thick conductive metal terminal, the resistor value can be more reliably and reproducibly determined. It is also preferred to make pads 14 and 16 slightly wider than a resistor 4 to provide some margin for placement. In a kilohm or greater value resistor, the additional resistance provided by pads 14 and 16 is negligible.

Because the same low resistance alloy material is used to form the low value resistor 2 and the terminal pads 14 and 16 for high value resistor 16, additional processing steps are not required to form the low and high value resistors on the same circuit board. This substantially reduces cost and potential thickness of a printed circuit board. Moreover, the full value range of resistors can be incorporated simply by sizing the print region for low value resistors and adjusting the length and width of high value thick film polymer resistors. These features assist the board's designers in fitting all desired circuit components on the same board. Additionally, because the overall layer thickness of the layer containing resistors on a multiple layer board is relatively thin, an applied dielectric embedding or potting coating 32 may serve as a base for the build up of additional layers on a circuit board.

In accordance with a most preferred embodiment, a printed circuit board comprising a low value resistor and a high value resistor integrally formed thereon can be made as follows.

A sheet of Ohmegaply™, sold by Ohmega Technologies is provided. It comprises a dielectric substrate, a plated nickel-phosphorous layer containing

up to 30% phosphorous and having a resistance of up to 500 ohms/square, and a conductive copper overlayer.

The copper layer is printed and etched to define the length and width of the low value resistor, the extent of the terminal electrode pads for the high

5 value resistor, and the terminals for both. The exposed NiP layer is then etched away to the substrate. The remaining copper layer is further etched to determine the value of the low value resistor. Concurrently, copper is etched from a portion of the top surface of each electrode pad to accommodate the placement of the high value resistor body between them.

10 The high value resistor is formed by screen printing a suitable thick film polymer ink between and in contact with the surface of the terminal pads and curing it.

Optionally, the board may be further coated with a dielectric protective layer such as epoxy and cured.

15 While our invention has been described in terms of preferred embodiments, other forms could be readily adapted by those skilled in the art. For example other alloys and materials having suitable electrical properties could be used, or different methods of applying materials to a controlled region of a circuit board utilized. Accordingly, the scope of the invention is to be limited  
20 only in accordance with the following claims.

We claim:

1. A method of making a circuit board comprising a low value resistor (2) and a high value resistor (4), said low and high value resistors being integrally formed on the board, the method comprising the steps of: providing a dielectric substrate (6);

5 applying a first layer of a low resistance first material on said substrate in a predetermined pattern defining said low value resistor (2); and

first and second terminal electrode pads (14,16) in spaced relation for the application of a high resistivity material (18) therebetween;

applying a second layer of a high resistivity material (18) between and in

10 contact with said first and second terminal electrode pads (14, 16) to form said high value resistor; and

providing conductive metal terminals to said low and high value resistors.

2. The method of claim 1 wherein the low resistance material is a

15 nickel alloy.

3. The method of claim 1 wherein the high resistivity material is a

thick film polymer ink.

4. A method of making a printed circuit board comprising a low value resistor and a high value resistor, said low and high value resistors being integrally formed on the board, the method comprising the steps of:

applying a laminate to a dielectric substrate, the laminate comprising a  
5 first layer of a low resistance material and second layer of a conductive terminal metal, said first layer being adjacent to said substrate,

removing predetermined regions of said first and second laminate layers such that

10 said low value resistor is formed having conductive metal terminals, and first and second terminal electrode pads of said low resistance material are formed in spaced relation for the application of high resistivity material therebetween and conductive metal terminals are formed at the distal ends of said terminal regions; and

15 applying a layer of a high resistance material between and in contact with said first and second terminal regions to form said high value resistor.

5. The method of claim 4 wherein the first laminate layer comprises an electroplated nickel-phosphorous alloy.

20 6. The method of claim 4 wherein the low resistivity material has a sheet resistance of 1 to 500 ohms per square and the high resistivity material has a sheet resistance of 1 to 100 kilohms per square.

7. The method of claim 4 where said second laminate is printed and etched.

8. A method of making a printed circuit board comprising a low value resistor and a high value resistor, said low and high value resistors being integrally formed on the board, the method comprising the steps of:

providing a dielectric substrate;

applying a first layer of a low resistance material on said substrate

applying a second layer of an etchable conductive metal over said first

10 layer

etching said conductive metal to define the length and width of the low value resistor and the terminals therefor; and to define a pair of first and second terminal electrode pads and terminals for the high value resistor;

removing said low resistance material exposed by said etching;

15 etching said remaining conductive metal such that said low value resistor is formed and said first and second terminal electrode pads are formed in spaced relation for the application of high resistivity layer thereon and therebetween; and

applying a high resistivity material between and in contact with said first  
20 and second terminal electrode pads to form said high value resistor.

9. A printed circuit board comprising:

a dielectric substrate;

a first patterned region of low resistivity material on said substrate sized to form the body of a low value resistor;

5 two additional patterned regions of said low resistivity material spaced apart to form terminal electrode pads for a high value resistor, said pads having top bonding surfaces:

a patterned region of high resistivity material comprising the body of a high value resistor, said high resistivity material being located to span and

10 overlap a portion of the top bonding surfaces of said terminal electrode pads;

electrically conductive terminals to opposite ends of the first patterned region of low resistivity material forming a low value resistor; and

electrically conductive terminals to the top bonding surfaces of said low resistivity terminal electrode pads forming a high value resistor.

15

10. The printed circuit board of claim 9 wherein the high resistivity material is a thick film polymer ink.

11. The printed circuit board of claim 9 wherein the low resistivity 20 material is a nickel-phosphorous alloy




FIG. 1




FIG. 2




FIG. 3

# INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US00/01081

## A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) :H05K 1/16; H01L 21/302  
US CL :29/620, 621

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 29/620, 621

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)



EAST

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y, E	US 6,021,050 A ( <i>EHMAN et al.</i> ) 01 FEBRUARY 2000, See entire document	1-11
Y, P	US 5,976,392 A ( <i>CHEN</i> ) 02 NOVEMBER 1999, See entire document	1-11

Further documents are listed in the continuation of Box C.  See patent family annex.

* Special categories of cited documents:	"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier document published on or after the international filing date	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&"	document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means		
"P" document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search	Date of mailing of the international search report
12 JUNE 2000	06 JUL 2000
Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231	Authorized officer  Lee Young
Facsimile No. (703) 305-3230	Telephone No. (703) 308-6850  Paralegal Specialist Technology Center 3700